OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1356

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7036d 09h /
1355 Fix dmatest testcase nogj 7036d 09h /
1354 typing fixes phoenix 7037d 04h /
1353 Modularise simulator command parsing nogj 7038d 01h /
1352 Optimise execution history tracking nogj 7038d 01h /
1351 Reindent create_watchpoints useing a more compact indentation style nogj 7038d 01h /
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7038d 01h /
1349 Works with GDB jcastillo 7040d 01h /
1348 Converted to current simulator configuration format jcastillo 7043d 06h /
1347 Remove backup file nogj 7049d 12h /
1346 Remove the global op structure nogj 7051d 05h /
1345 Fix out-of-tree builds nogj 7051d 05h /
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7051d 05h /
1343 * Fix warnings in insnset.c and execute.c nogj 7051d 05h /
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7051d 05h /
1341 Mark wich operand is the destination operand in the architechture definition nogj 7051d 06h /
1340 This commit was manufactured by cvs2svn to create tag 'rel_29'. 7065d 08h /
1339 revert to the old l.sfxxi behavior phoenix 7065d 08h /
1338 l.ff1 instruction added andreje 7067d 03h /
1337 du_hwbkpt disabled when debug unit not implemented andreje 7071d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.