URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1629

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1629	First Import of uClinux for RC20x board	jcastillo	6726d 03h	/
1628	First Import of uClinux for RC20x board	jcastillo	6726d 04h	/
1627	First Import of RC20x uClinux	jcastillo	6726d 04h	/
1626	First Import of uClinux for RC20x board	jcastillo	6726d 04h	/
1625	First Import of uClinux for RC20x board	jcastillo	6726d 04h	/
1624	First Import of uClinux for RC20x board	jcastillo	6726d 04h	/
1623	First Import of uClinux for RC20x board	jcastillo	6726d 04h	/
1622	First Import of uClinux for RC20x board	jcastillo	6726d 05h	/
1621	First Impot	jcastillo	6726d 06h	/
1620	Added SMC91C111 LAN Chip Interruption to work with uClinux	jcastillo	6731d 01h	/
1619	Fixed types in function declaration	jcastillo	6731d 06h	/
1618	Import of or32 sepcific part of binutils port updated by Balint and Nog	phoenix	6731d 13h	/
1617	* empty log message *	phoenix	6731d 13h	/
1616	Import of or32 sepcific part of binutils port updated by Balint and Nog	phoenix	6731d 13h	/
1615	* empty log message *	phoenix	6731d 13h	/
1614	CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU)	phoenix	6741d 14h	/
1613	change default	phoenix	6746d 23h	/
1612	major optimizations for or32 target	phoenix	6747d 00h	/
1611	This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'.		6750d 01h	/
1610	Update ChangeLog	nogj	6750d 01h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] - Rev 1629

Filtering Options