OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [gen_or1k_isa/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5560d 18h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7049d 06h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7050d 23h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1346 Remove the global op structure nogj 7064d 02h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7064d 03h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7064d 03h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1338 l.ff1 instruction added andreje 7080d 01h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1309 removed includes phoenix 7252d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1308 Gyorgy Jeney: extensive cleanup phoenix 7255d 17h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7277d 17h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1286 Changed desciption of the l.cust5 insns lampret 7326d 21h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1285 Changed desciption of the l.cust5 insns lampret 7326d 21h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1169 Added support for l.addc instruction. csanchez 7639d 21h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1114 Added cvs log keywords lampret 7794d 13h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1113 Typos by Maria Bolado lampret 7794d 13h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1111 Small fix for path of tth binary. lampret 7809d 19h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1110 Re-generated. lampret 7809d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1109 Temp files should rather not be in the cvs repository. lampret 7809d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1108 Errors fixed. lampret 7809d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1107 Updatded and improved formatting. lampret 7809d 20h /or1k/branches/stable_0_1_x/gen_or1k_isa/
1034 Fixed encoding for l.div/l.divu. lampret 7936d 14h /or1k/branches/stable_0_1_x/gen_or1k_isa/
955 typos and grammar fixed markom 7963d 01h /or1k/branches/stable_0_1_x/gen_or1k_isa/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8002d 00h /or1k/branches/stable_0_1_x/gen_or1k_isa/
801 l.muli instruction added markom 8094d 03h /or1k/branches/stable_0_1_x/gen_or1k_isa/
722 floating point registers are obsolete; GPRs should be used instead markom 8122d 03h /or1k/branches/stable_0_1_x/gen_or1k_isa/
720 single floating point support added markom 8122d 07h /or1k/branches/stable_0_1_x/gen_or1k_isa/
717 some minor improvements markom 8122d 09h /or1k/branches/stable_0_1_x/gen_or1k_isa/
714 do_stats introduced for faster no-stats execution markom 8124d 04h /or1k/branches/stable_0_1_x/gen_or1k_isa/
709 eval_operands is now being generated markom 8127d 10h /or1k/branches/stable_0_1_x/gen_or1k_isa/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8128d 02h /or1k/branches/stable_0_1_x/gen_or1k_isa/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.