OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5525d 07h /or1k/branches
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6672d 10h /branches
1379 aclocal && autoconf && automake phoenix 6998d 17h /branches
1378 aclocal && autoconf && automake phoenix 6998d 17h /branches
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7013d 19h /branches
1252 preliminary HW breakpoints support in debug unit (by default disabled). To enable define OR1200_DU_HWBKPTS. lampret 7380d 04h /branches
1235 Error fixed. simons 7403d 19h /branches
1233 Errors fixed. simons 7404d 08h /branches
1231 Error fixed. simons 7404d 10h /branches
1229 Error fixed. simons 7404d 11h /branches
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7406d 23h /branches
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7410d 07h /branches
1220 Exception prefix configuration changed. simons 7435d 16h /branches
1219 Qmem mbist signals fixed. simons 7435d 16h /branches
1216 Support for ram with byte selects added. simons 7442d 14h /branches
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7443d 18h /branches
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7448d 05h /branches
1210 No functional change. lampret 7448d 05h /branches
1209 Fixed instantiation name. lampret 7448d 05h /branches
1207 Static exception prefix. lampret 7448d 05h /branches

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.