OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_62/] [or1ksim/] [Makefile.in] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8377d 22h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8403d 06h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
92 Tick timer. lampret 8448d 13h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
54 Regular maintenance. lampret 8673d 04h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
30 Updated SPRs, exceptions. Added 16450 device. lampret 8749d 13h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
28 Adding COFF loader. lampret 8764d 11h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
18 or16 added, or1k renamed to or32. lampret 8783d 03h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
17 Re-generated. jrydberg 8806d 00h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
13 Rebuild of the generated files. jrydberg 8843d 20h /or1k/tags/nog_patch_62/or1ksim/Makefile.in
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8843d 20h /or1k/tags/nog_patch_62/or1ksim/Makefile.in

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.