OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [pre-GNU-merge/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5532d 02h /or1k/tags/pre-GNU-merge/
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8129d 16h /tags/pre-GNU-merge/
627 or32 restored markom 8129d 16h /trunk/
626 store buffer added markom 8129d 16h /trunk/
625 Bus error bug fixed. Cache routines added. simons 8130d 08h /trunk/
624 Added logging of writes/read to/from SPR registers. ivang 8130d 08h /trunk/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8130d 10h /trunk/
622 Cache test works on hardware. simons 8130d 13h /trunk/
621 Cache test works on hardware. simons 8130d 14h /trunk/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8130d 14h /trunk/
619 all test pass, after newest changes markom 8130d 14h /trunk/
618 Fixed display of new 'void' nop insns. lampret 8130d 23h /trunk/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8130d 23h /trunk/
616 flags test added markom 8133d 10h /trunk/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8133d 10h /trunk/
614 Changed to support new debug if. simons 8133d 17h /trunk/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8134d 14h /trunk/
612 Tick timer period extended to meet real timing. simons 8134d 15h /trunk/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8135d 17h /trunk/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8135d 17h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.