OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 1774

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5538d 05h /or1k/tags/rel_1/
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7969d 06h /tags/rel_1/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 7969d 06h /trunk/
894 Typing mistake fixed. simons 7971d 03h /trunk/
893 Ethernet tested on xess board. simons 7971d 04h /trunk/
891 eth_ledc not positioned correctly. Fixed. mohor 7971d 04h /trunk/
890 Ethernet RXD pins were not positioned correctly. mohor 7971d 04h /trunk/
889 Modified Ethernet model. ivang 7971d 10h /trunk/
888 LCD 320x240 configuration added. simons 7972d 02h /trunk/
887 Some additional instructions fixes. simons 7972d 12h /trunk/
886 MMU registers reserved fields protected from writing. simons 7973d 11h /trunk/
885 Some incorrect instructions fixed. simons 7973d 15h /trunk/
884 code cleaning - a lot of global variables moved to runtime struct markom 7973d 17h /trunk/
883 cuc updated, cuc prompt parsing; CSM analysis markom 7974d 12h /trunk/
882 Routine for adjusting read and write delay for devices added. simons 7976d 15h /trunk/
881 Normally uart rx and tx files should be in the current folder. mohor 7977d 08h /trunk/
880 Library should not be erased during clean. mohor 7977d 09h /trunk/
879 Initial version of OpenRISC Custom Unit Compiler added markom 7979d 11h /trunk/
878 first release of atabug rherveille 7981d 05h /trunk/
877 ata beta release rherveille 7981d 05h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.