OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] - Rev 1783

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5536d 23h /or1k/tags/rel_10/
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7575d 08h /tags/rel_10/
1179 BIST interface added for Artisan memory instances. simons 7575d 08h /trunk/
1178 avoid another immu exception that should not happen phoenix 7604d 20h /trunk/
1177 more informative output phoenix 7606d 02h /trunk/
1176 Added comments. damonb 7606d 18h /trunk/
1174 fix for immu exceptions that never should have happened phoenix 7607d 21h /trunk/
1170 Added support for l.addc instruction. csanchez 7616d 01h /trunk/
1169 Added support for l.addc instruction. csanchez 7616d 02h /trunk/
1168 Added explicit alignment expressions. csanchez 7621d 12h /trunk/
1167 Corrected offset of TSS field within task_struct. csanchez 7621d 12h /trunk/
1166 Fixed problem with relocations of non-allocated sections. csanchez 7621d 12h /trunk/
1165 timeout bug fixed; contribution by Carlos markom 7638d 06h /trunk/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7641d 19h /trunk/
1160 added missing .rodata.* section into rom linker script phoenix 7672d 19h /trunk/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7684d 21h /trunk/
1158 Added simple uart test case. lampret 7685d 23h /trunk/
1157 Added syscall test case. lampret 7685d 23h /trunk/
1156 Tick timer test case added. lampret 7686d 19h /trunk/
1155 No functional change. Only added customization for exception vectors. lampret 7687d 23h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.