OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5531d 17h /or1k/tags/rel_16/
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7454d 15h /tags/rel_16/
1211 New wb_biu for iwb interface. lampret 7454d 15h /trunk/
1208 Added useless signal genpc_stop_refetch. lampret 7454d 15h /trunk/
1207 Static exception prefix. lampret 7454d 15h /trunk/
1205 fix for gdb_debug config phoenix 7461d 00h /trunk/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7478d 12h /trunk/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7478d 12h /trunk/
1202 at exception print insn number to ease debugging phoenix 7478d 12h /trunk/
1200 mbist signals updated according to newest convention markom 7503d 07h /trunk/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7507d 08h /trunk/
1198 make it compile on RH 8,9 phoenix 7532d 23h /trunk/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7538d 03h /trunk/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7538d 05h /trunk/
1195 made the project file a little bit more universal dries 7538d 06h /trunk/
1194 correct all the syntax errors dries 7538d 06h /trunk/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7538d 06h /trunk/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7538d 08h /trunk/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7538d 08h /trunk/
1188 Added support for rams with byte write access. simons 7554d 07h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.