OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_28/] [or1200/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5546d 08h /or1k/tags/rel_28/or1200/
1294 This commit was manufactured by cvs2svn to create tag 'rel_28'. 7282d 13h /or1k/tags/rel_28/or1200/
1293 Non-functional changes. Coding style fixes. lampret 7282d 13h /or1k/tags/rel_28/or1200/
1292 GPR0 hardwired to zero. lampret 7282d 13h /or1k/tags/rel_28/or1200/
1291 Changed behavior of the simulation generic models lampret 7282d 13h /or1k/tags/rel_28/or1200/
1288 By default l.cust5 insns are disabled lampret 7312d 11h /or1k/tags/rel_28/or1200/
1284 Added some l.cust5 custom instructions as example lampret 7312d 11h /or1k/tags/rel_28/or1200/
1273 Add support for 512B instruction cache. simont 7343d 20h /or1k/tags/rel_28/or1200/
1268 Merged branch_qmem into main tree. lampret 7346d 22h /or1k/tags/rel_28/or1200/
1267 Merged branch_qmem into main tree. lampret 7346d 23h /or1k/tags/rel_28/or1200/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7427d 22h /or1k/tags/rel_28/or1200/
1211 New wb_biu for iwb interface. lampret 7469d 07h /or1k/tags/rel_28/or1200/
1208 Added useless signal genpc_stop_refetch. lampret 7469d 07h /or1k/tags/rel_28/or1200/
1207 Static exception prefix. lampret 7469d 07h /or1k/tags/rel_28/or1200/
1200 mbist signals updated according to newest convention markom 7517d 23h /or1k/tags/rel_28/or1200/
1194 correct all the syntax errors dries 7552d 22h /or1k/tags/rel_28/or1200/
1188 Added support for rams with byte write access. simons 7568d 22h /or1k/tags/rel_28/or1200/
1186 Added support for rams with byte write access. simons 7569d 21h /or1k/tags/rel_28/or1200/
1184 Scan signals mess fixed. simons 7576d 14h /or1k/tags/rel_28/or1200/
1179 BIST interface added for Artisan memory instances. simons 7584d 18h /or1k/tags/rel_28/or1200/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.