OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_8/] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5550d 11h /or1k/tags/rel_8
1084 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7866d 20h /tags/rel_8
1083 SB mem width fixed. simons 7866d 20h /trunk
1082 channels integration rprescott 7867d 08h /trunk
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7875d 00h /trunk
1079 RAMs wrong connected to the BIST scan chain. mohor 7875d 18h /trunk
1078 Previous check-in was done by mistake. mohor 7875d 19h /trunk
1077 Signal scanb_sen renamed to scanb_en. mohor 7875d 19h /trunk
1076 channels integration rprescott 7876d 13h /trunk
1075 channels integration rprescott 7876d 13h /trunk
1074 channels integration rprescott 7876d 13h /trunk
1073 channels support rprescott 7878d 16h /trunk
1072 Added me ;-) rprescott 7878d 16h /trunk
1070 Channels (fd,file,xterm) first import rprescott 7878d 16h /trunk
1069 Signal scanb_eni renamed to scanb_en mohor 7879d 12h /trunk
1068 Minimum packet length cheching changed to present the real hw. simons 7880d 09h /trunk
1067 Changed main structure. rherveille 7883d 01h /trunk
1066 readme updated markom 7883d 01h /trunk
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.
rherveille 7885d 21h /trunk
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7886d 14h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.