OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [gen_or1k_isa/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5547d 20h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1647 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0'. 6694d 23h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6694d 23h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1605 Execute l.ff1 instruction nogj 6756d 00h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1601 fixed description of l.sfXXXi lampret 6758d 03h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1597 Fix parsing the destination register nogj 6768d 02h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1591 Added l.fl1, fixed desc of l.ff1 lampret 6770d 23h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1590 Added l.fl1 lampret 6770d 23h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1557 Fix most warnings issued by gcc4 nogj 6830d 10h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1554 fixed l.maci encoding phoenix 6847d 20h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6960d 23h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1452 Implement a dynamic recompiler to speed up the execution nogj 6988d 02h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 6988d 02h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7003d 06h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7003d 06h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7038d 01h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1346 Remove the global op structure nogj 7051d 04h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7051d 05h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7051d 05h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1338 l.ff1 instruction added andreje 7067d 03h /or1k/tags/stable_0_2_0/gen_or1k_isa/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.