OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5535d 11h /or1k/tags/stable_0_2_0/or1ksim/
1647 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0'. 6682d 14h /or1k/tags/stable_0_2_0/or1ksim/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6682d 14h /or1k/tags/stable_0_2_0/or1ksim/
1645 Or1ksim release 0.2.0 nogj 6682d 14h /or1k/tags/stable_0_2_0/or1ksim/
1644 Update ChangeLog nogj 6682d 14h /or1k/tags/stable_0_2_0/or1ksim/
1643 Fix segmentation fault if setting a breakpoint on a non-existing label nogj 6682d 14h /or1k/tags/stable_0_2_0/or1ksim/
1642 Release 0.2.0-rc3 nogj 6693d 16h /or1k/tags/stable_0_2_0/or1ksim/
1641 Update ChangeLog nogj 6693d 16h /or1k/tags/stable_0_2_0/or1ksim/
1640 Upgrade cvs2cl.pl to version 2.59 nogj 6693d 16h /or1k/tags/stable_0_2_0/or1ksim/
1637 *** empty log message *** rezso 6697d 00h /or1k/tags/stable_0_2_0/or1ksim/
1619 Fixed types in function declaration jcastillo 6717d 02h /or1k/tags/stable_0_2_0/or1ksim/
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6727d 09h /or1k/tags/stable_0_2_0/or1ksim/
1610 Update ChangeLog nogj 6735d 20h /or1k/tags/stable_0_2_0/or1ksim/
1609 0.2.0-rc2 release nogj 6735d 21h /or1k/tags/stable_0_2_0/or1ksim/
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6736d 15h /or1k/tags/stable_0_2_0/or1ksim/
1607 Don't drop cycles from the scheduler nogj 6736d 15h /or1k/tags/stable_0_2_0/or1ksim/
1606 fix uninitialized reads phoenix 6736d 20h /or1k/tags/stable_0_2_0/or1ksim/
1605 Execute l.ff1 instruction nogj 6743d 15h /or1k/tags/stable_0_2_0/or1ksim/
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6743d 15h /or1k/tags/stable_0_2_0/or1ksim/
1598 Handle ethernet addresses as an address and not as an int nogj 6755d 17h /or1k/tags/stable_0_2_0/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.