OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [gen_or1k_isa/] - Rev 1774

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5549d 05h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6823d 12h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1557 Fix most warnings issued by gcc4 nogj 6831d 19h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1554 fixed l.maci encoding phoenix 6849d 06h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6962d 09h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1452 Implement a dynamic recompiler to speed up the execution nogj 6989d 12h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 6989d 12h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7004d 15h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7004d 16h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7039d 10h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1346 Remove the global op structure nogj 7052d 14h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7052d 14h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7052d 15h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1338 l.ff1 instruction added andreje 7068d 12h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1309 removed includes phoenix 7241d 08h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1308 Gyorgy Jeney: extensive cleanup phoenix 7244d 05h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7266d 05h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1286 Changed desciption of the l.cust5 insns lampret 7315d 08h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1285 Changed desciption of the l.cust5 insns lampret 7315d 08h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/
1169 Added support for l.addc instruction. csanchez 7628d 08h /or1k/tags/stable_0_2_0_rc1/gen_or1k_isa/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.