OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [README] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5541d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6815d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
1066 readme updated markom 7874d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
879 Initial version of OpenRISC Custom Unit Compiler added markom 7982d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
72 Added 'how to build GNU tools' lampret 8607d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
54 Regular maintenance. lampret 8665d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
21 More modifications related to or16. cmchen 8774d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
18 or16 added, or1k renamed to or32. lampret 8775d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
12 Added information to the section about how to configure and compile
the package.
jrydberg 8835d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8836d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
4 no message lampret 8886d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 8962d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/README
2 First import. cvs 8962d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/README

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.