URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] - Rev 1782

Rev	Log message	Author	Age	Path
1765		root	5533d 05h	/or1k/tags/start/
579	This commit was manufactured by cvs2svn to create tag 'start'.		8143d 18h	/tags/start/
578	Insight	markom	8143d 18h	/trunk/
577	info spr fixed	markom	8144d 13h	/trunk/
576	some risc test added	markom	8144d 14h	/trunk/
575	Not needed to be compiled with -O2 optimization any more.	simons	8144d 16h	/trunk/
574	fixed some tests to work	markom	8144d 18h	/trunk/
573	Fixed module name when compiling with OR1200_XILINX_RAM32X1D	lampret	8144d 22h	/trunk/
572	Some new bugs fixed.	simons	8145d 07h	/trunk/
571	Changed alignment exception EPCR. Not tested yet.	lampret	8145d 07h	/trunk/
570	Fixed order of syscall and range exceptions.	lampret	8145d 09h	/trunk/
569	Default ASIC configuration does not sample WB inputs.	lampret	8145d 18h	/trunk/
568	include command added to cfg script	markom	8145d 19h	/trunk/
567	Commit lapsus fixed.	simons	8145d 19h	/trunk/
566	Fast sim switch fixed.	simons	8145d 20h	/trunk/
565	Regular update for new test cases.	lampret	8145d 22h	/trunk/
564	Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x.	lampret	8145d 22h	/trunk/
563	Added debug model for testing du. Updated or1200_monitor.	lampret	8145d 22h	/trunk/
562	Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.	lampret	8145d 22h	/trunk/
561	Tick timer is not connected to PIC.	simons	8146d 11h	/trunk/