OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] - Rev 1772

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5531d 02h /or1k/trunk/orp/
1311 add section to rodata phoenix 7162d 06h /trunk/orp/
1310 fix stack pointer phoenix 7162d 06h /trunk/orp/
1289 Add error-checking; get through gcc -Wall; tidy Makefile partain 7287d 11h /trunk/orp/
1287 Added test case for l.cust5 custom instructions lampret 7297d 05h /trunk/orp/
1271 Merged branch_qmem into main tree. lampret 7331d 16h /trunk/orp/
1270 Merged branch_qmem into main tree. lampret 7331d 16h /trunk/orp/
1268 Merged branch_qmem into main tree. lampret 7331d 16h /trunk/orp/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7537d 13h /trunk/orp/
1195 made the project file a little bit more universal dries 7537d 16h /trunk/orp/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7537d 16h /trunk/orp/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7537d 18h /trunk/orp/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7537d 18h /trunk/orp/
1176 Added comments. damonb 7600d 21h /trunk/orp/
1158 Added simple uart test case. lampret 7680d 02h /trunk/orp/
1157 Added syscall test case. lampret 7680d 03h /trunk/orp/
1156 Tick timer test case added. lampret 7680d 23h /trunk/orp/
1141 WB = 1/2 RISC clock test code enabled. lampret 7695d 04h /trunk/orp/
1138 Added some information how to run simulations. lampret 7695d 23h /trunk/orp/
1137 Added RFRAM generic and Altera lpm library. lampret 7696d 00h /trunk/orp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.