URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1187

Rev	Log message	Author	Age	Path
1187	This commit was manufactured by cvs2svn to create tag 'rel_12'.		7556d 01h	/
1186	Added support for rams with byte write access.	simons	7556d 01h	/
1185	This commit was manufactured by cvs2svn to create tag 'rel_11'.		7562d 18h	/
1184	Scan signals mess fixed.	simons	7562d 18h	/
1183	OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0	sfurman	7567d 09h	/
1182	This commit was manufactured by cvs2svn to create tag 'VER_5_3'.		7567d 12h	/
1181	Initial import of unmodified gdb-5.3 source on vendor branch	sfurman	7567d 12h	/
1180	This commit was manufactured by cvs2svn to create tag 'rel_10'.		7570d 21h	/
1179	BIST interface added for Artisan memory instances.	simons	7570d 21h	/
1178	avoid another immu exception that should not happen	phoenix	7600d 09h	/
1177	more informative output	phoenix	7601d 15h	/
1176	Added comments.	damonb	7602d 07h	/
1175	Added three missing wire declarations. No functional changes.	lampret	7602d 09h	/
1174	fix for immu exceptions that never should have happened	phoenix	7603d 10h	/
1173	Added QMEM.	lampret	7604d 19h	/
1172	Added embedded memory QMEM.	lampret	7604d 19h	/
1171	Added embedded memory QMEM.	lampret	7604d 19h	/
1170	Added support for l.addc instruction.	csanchez	7611d 14h	/
1169	Added support for l.addc instruction.	csanchez	7611d 15h	/
1168	Added explicit alignment expressions.	csanchez	7617d 01h	/