OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1187

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7570d 10h /
1186 Added support for rams with byte write access. simons 7570d 10h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7577d 03h /
1184 Scan signals mess fixed. simons 7577d 03h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7581d 19h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7581d 21h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7581d 21h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7585d 06h /
1179 BIST interface added for Artisan memory instances. simons 7585d 06h /
1178 avoid another immu exception that should not happen phoenix 7614d 18h /
1177 more informative output phoenix 7616d 01h /
1176 Added comments. damonb 7616d 16h /
1175 Added three missing wire declarations. No functional changes. lampret 7616d 19h /
1174 fix for immu exceptions that never should have happened phoenix 7617d 20h /
1173 Added QMEM. lampret 7619d 04h /
1172 Added embedded memory QMEM. lampret 7619d 04h /
1171 Added embedded memory QMEM. lampret 7619d 04h /
1170 Added support for l.addc instruction. csanchez 7626d 00h /
1169 Added support for l.addc instruction. csanchez 7626d 00h /
1168 Added explicit alignment expressions. csanchez 7631d 10h /
1167 Corrected offset of TSS field within task_struct. csanchez 7631d 10h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7631d 10h /
1165 timeout bug fixed; contribution by Carlos markom 7648d 04h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7651d 17h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7651d 17h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7651d 17h /
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7651d 17h /
1160 added missing .rodata.* section into rom linker script phoenix 7682d 17h /
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7694d 20h /
1158 Added simple uart test case. lampret 7695d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.