OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1201

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7518d 17h /
1200 mbist signals updated according to newest convention markom 7518d 17h /
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7522d 18h /
1198 make it compile on RH 8,9 phoenix 7548d 09h /
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it
dries 7553d 13h /
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7553d 15h /
1195 made the project file a little bit more universal dries 7553d 16h /
1194 correct all the syntax errors dries 7553d 16h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7553d 16h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7553d 18h /
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7553d 18h /
1190 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7569d 17h /
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7569d 17h /
1188 Added support for rams with byte write access. simons 7569d 17h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7570d 16h /
1186 Added support for rams with byte write access. simons 7570d 16h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7577d 09h /
1184 Scan signals mess fixed. simons 7577d 09h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7582d 00h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7582d 02h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7582d 02h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7585d 12h /
1179 BIST interface added for Artisan memory instances. simons 7585d 12h /
1178 avoid another immu exception that should not happen phoenix 7614d 23h /
1177 more informative output phoenix 7616d 06h /
1176 Added comments. damonb 7616d 21h /
1175 Added three missing wire declarations. No functional changes. lampret 7617d 00h /
1174 fix for immu exceptions that never should have happened phoenix 7618d 01h /
1173 Added QMEM. lampret 7619d 09h /
1172 Added embedded memory QMEM. lampret 7619d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.