OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1451

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1451 This commit was manufactured by cvs2svn to create tag 'nog_patch_63'. 6971d 14h /
1450 Change --enable-simple to --enable-execution to be able to select between more than two mutually exclusive execution models nogj 6971d 14h /
1449 This commit was manufactured by cvs2svn to create tag 'nog_patch_62'. 6971d 14h /
1448 Issue an error if the selected target cpu is unknown nogj 6971d 14h /
1447 This commit was manufactured by cvs2svn to create tag 'nog_patch_61'. 6971d 14h /
1446 Cosmetic fixes nogj 6971d 14h /
1445 This commit was manufactured by cvs2svn to create tag 'nog_patch_60'. 6971d 14h /
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 6971d 14h /
1443 This commit was manufactured by cvs2svn to create tag 'nog_patch_59'. 6971d 14h /
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 6971d 14h /
1441 This commit was manufactured by cvs2svn to create tag 'nog_patch_58'. 6971d 14h /
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 6971d 14h /
1439 This commit was manufactured by cvs2svn to create tag 'nog_patch_57'. 6971d 14h /
1438 NOP_REPORT should report numbers in hex not decimal nogj 6971d 14h /
1437 This commit was manufactured by cvs2svn to create tag 'nog_patch_56'. 6971d 14h /
1436 Rearange some code to make it clearer what it does nogj 6971d 14h /
1435 This commit was manufactured by cvs2svn to create tag 'nog_patch_55'. 6971d 14h /
1434 Fix the prototype of setsim_reg nogj 6971d 14h /
1433 This commit was manufactured by cvs2svn to create tag 'nog_patch_54'. 6971d 14h /
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 6971d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.