OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1611

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6727d 09h /
1610 Update ChangeLog nogj 6727d 09h /
1609 0.2.0-rc2 release nogj 6727d 09h /
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6728d 03h /
1607 Don't drop cycles from the scheduler nogj 6728d 03h /
1606 fix uninitialized reads phoenix 6728d 08h /
1605 Execute l.ff1 instruction nogj 6735d 04h /
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6735d 04h /
1603 Accept EM_OPENRISC as a valid machine nogj 6736d 08h /
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6737d 06h /
1601 fixed description of l.sfXXXi lampret 6737d 07h /
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6745d 07h /
1599 Corrected Syn Script to add MMU memories jcastillo 6745d 14h /
1598 Handle ethernet addresses as an address and not as an int nogj 6747d 05h /
1597 Fix parsing the destination register nogj 6747d 05h /
1596 Fix handling of eof in the sim cli nogj 6747d 06h /
1595 Add default immu/dmmu page size nogj 6747d 06h /
1594 Fix the case of is_power2(0) nogj 6747d 06h /
1593 Don't kill sim on second ctrl+c if the cli prompt has already been shown nogj 6747d 06h /
1592 Added additional desc of tick timer, added l.fl1, corrected desc of l.ff1 and corrected encoding of l.maci lampret 6749d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.