OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1755

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1755 This commit was manufactured by cvs2svn to create tag 'release-2-0'. 5646d 22h /
1754 Changes made to support RSP inteface jeremybennett 5646d 22h /
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5646d 22h /
1752 Disable debug messages by default for 0.3.0rc2 release jeremybennett 5646d 22h /
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5647d 00h /
1750 Version for 0.3.0 release candidate 1 jeremybennett 5676d 18h /
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5676d 20h /
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5676d 20h /
1747 Re-establishing this file cleanly. It is a link with the testbench, which
causes great hassle. It will have to be replaced.
jeremybennett 5712d 19h /
1746 Bring the testbench SPR defs into line with the main code. This file really ought to go. jeremybennett 5712d 19h /
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5712d 19h /
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5713d 19h /
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5713d 19h /
1742 This commit was manufactured by cvs2svn to create tag 'rel-1-0'. 5719d 04h /
1741 A unified patch file for applying to Or1ksim 0.2.0 to make it useable with GDB 6.8 for the OpenRISC 1000. See the file README.or1k for further details. jeremybennett 5719d 04h /
1740 A patch file to incorporate the OpenRISC port into standard GDB 6.8. See the file README.or1k for more details on how this file should be used jeremybennett 5719d 04h /
1739 Release 1.0 of the port of GDB 6.8 for the OpenRISC 1000. See the file README.or1k for further information. jeremybennett 5719d 05h /
1738 Explanation file for the OpenRISC 1000 port of GDB 6.8 jeremybennett 5719d 05h /
1737 Henry Wong:
Update sim.cfg to or1ksim-0.2.0
nogj 6546d 23h /
1736 See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now no more 28 bits shift for l.macrc insns however for backward compatbility it is possible to set arbitry number of shifts. lampret 6594d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.