OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1765

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5715d 12h /
1744 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5716d 11h /
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5716d 11h /
1742 This commit was manufactured by cvs2svn to create tag 'rel-1-0'. 5721d 21h /
1741 A unified patch file for applying to Or1ksim 0.2.0 to make it useable with GDB 6.8 for the OpenRISC 1000. See the file README.or1k for further details. jeremybennett 5721d 21h /
1740 A patch file to incorporate the OpenRISC port into standard GDB 6.8. See the file README.or1k for more details on how this file should be used jeremybennett 5721d 21h /
1739 Release 1.0 of the port of GDB 6.8 for the OpenRISC 1000. See the file README.or1k for further information. jeremybennett 5721d 21h /
1738 Explanation file for the OpenRISC 1000 port of GDB 6.8 jeremybennett 5721d 21h /
1737 Henry Wong:
Update sim.cfg to or1ksim-0.2.0		 nogj 6549d 16h /
1736 See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now no more 28 bits shift for l.macrc insns however for backward compatbility it is possible to set arbitry number of shifts. lampret 6597d 05h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.