OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1774

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1754 Changes made to support RSP inteface jeremybennett 5679d 22h /
1753 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc2'. 5679d 22h /
1752 Disable debug messages by default for 0.3.0rc2 release jeremybennett 5679d 22h /
1751 These are the changes to support Or1ksim 0.3.0rc2. Most significantly they provide GDB RSP support. They also fix 5 outstanding bugs and satisfy one new feature request. jeremybennett 5680d 00h /
1750 Version for 0.3.0 release candidate 1 jeremybennett 5709d 18h /
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5709d 20h /
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.		 jeremybennett 5709d 20h /
1747 Re-establishing this file cleanly. It is a link with the testbench, which
causes great hassle. It will have to be replaced.		 jeremybennett 5745d 19h /
1746 Bring the testbench SPR defs into line with the main code. This file really ought to go. jeremybennett 5745d 19h /
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5745d 19h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.