OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 896

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7961d 02h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 7961d 02h /
894 Typing mistake fixed. simons 7963d 00h /
893 Ethernet tested on xess board. simons 7963d 00h /
892 This commit was manufactured by cvs2svn to create tag 'ats-stable'. 7963d 01h /
891 eth_ledc not positioned correctly. Fixed. mohor 7963d 01h /
890 Ethernet RXD pins were not positioned correctly. mohor 7963d 01h /
889 Modified Ethernet model. ivang 7963d 06h /
888 LCD 320x240 configuration added. simons 7963d 23h /
887 Some additional instructions fixes. simons 7964d 09h /
886 MMU registers reserved fields protected from writing. simons 7965d 08h /
885 Some incorrect instructions fixed. simons 7965d 11h /
884 code cleaning - a lot of global variables moved to runtime struct markom 7965d 14h /
883 cuc updated, cuc prompt parsing; CSM analysis markom 7966d 09h /
882 Routine for adjusting read and write delay for devices added. simons 7968d 12h /
881 Normally uart rx and tx files should be in the current folder. mohor 7969d 05h /
880 Library should not be erased during clean. mohor 7969d 06h /
879 Initial version of OpenRISC Custom Unit Compiler added markom 7971d 08h /
878 first release of atabug rherveille 7973d 02h /
877 ata beta release rherveille 7973d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.