URL https://opencores.org/ocsvn/pairing/pairing/trunk

Subversion Repositories pairing

[/] [pairing/] [trunk/] [rtl/] [f3m.v] - Rev 32

Rev	Log message	Author	Age	Path
32	changed surname: Xing -> Hsing.	homer.xing	4468d 00h	/pairing/trunk/rtl/f3m.v
31	accurate source code copyright comment header	homer.xing	4468d 00h	/pairing/trunk/rtl/f3m.v
30	LGPL header	homer.xing	4478d 04h	/pairing/trunk/rtl/f3m.v
28	Non-net port XXX cannot be of mode input, when using the "`default_nettype none" to turn off automatic inference of wires in the design. ha ha	homer.xing	4485d 03h	/pairing/trunk/rtl/f3m.v
24	LGPL claim in each source hdl file	homer.xing	4499d 00h	/pairing/trunk/rtl/f3m.v
22	Change TAB to space	homer.xing	4499d 01h	/pairing/trunk/rtl/f3m.v
17	use logic for $f3m_mux6$	homer.xing	4500d 23h	/pairing/trunk/rtl/f3m.v
11	Cheers! as fast as a rocket	homer.xing	4502d 00h	/pairing/trunk/rtl/f3m.v
8	Finished Tate Pairing. Ha ha ha	homer.xing	4503d 23h	/pairing/trunk/rtl/f3m.v
7	Finish inversion @ f33m	homer.xing	4512d 04h	/pairing/trunk/rtl/f3m.v
5	rename director : verilog/ -> rtl/	homer.xing	4513d 03h	/pairing/trunk/rtl/f3m.v
3	finish Duursma Lee algorithm. doing f33m module	homer.xing	4514d 01h	/pairing/trunk/verilog/f3m.v
2	upload code for Duursma-Lee algorithm. I am still developing them.	homer.xing	4515d 01h	/pairing/trunk/verilog/f3m.v