OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_2/] - Rev 154

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5539d 14h /pci/tags/rel_2/
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7871d 09h /tags/rel_2/
69 Changed BIST signal names etc.. mihad 7871d 09h /trunk/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7874d 19h /trunk/
67 Changed BIST signals for RAMs. tadejm 7874d 23h /trunk/
66 Changed empty status generation in pciw_fifo_control.v mihad 7878d 10h /trunk/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7881d 08h /trunk/
64 The testcase I just added in previous revision repaired mihad 7881d 10h /trunk/
63 Added additional testcase and changed rst name in BIST to trst mihad 7881d 12h /trunk/
62 Added BIST signals for RAMs. mihad 7884d 05h /trunk/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7892d 05h /trunk/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7892d 06h /trunk/
58 Removed all logic from asynchronous reset network mihad 7897d 06h /trunk/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7897d 12h /trunk/
56 Number of state bits define was removed mihad 7898d 03h /trunk/
55 Changed state machine encoding to true one-hot mihad 7898d 04h /trunk/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7931d 05h /trunk/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7931d 09h /trunk/
52 Oops, never before noticed that OC header is missing mihad 7931d 13h /trunk/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7931d 13h /trunk/
50 Got rid of undef directives mihad 7934d 05h /trunk/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7934d 05h /trunk/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7934d 05h /trunk/
47 Known issues repaired mihad 7934d 11h /trunk/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7939d 06h /trunk/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7940d 11h /trunk/
44 Added for testing of Configuration Cycles Type 1 mihad 7940d 12h /trunk/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7940d 12h /trunk/
42 Removed out of date files mihad 7952d 12h /trunk/
40 From these Wrod files PDF were created - added future improvements tadej 8031d 03h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.