OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_2/] [sim/] - Rev 154

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5544d 01h /pci/tags/rel_2/sim/
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7875d 21h /pci/tags/rel_2/sim/
63 Added additional testcase and changed rst name in BIST to trst mihad 7885d 23h /pci/tags/rel_2/sim/
62 Added BIST signals for RAMs. mihad 7888d 16h /pci/tags/rel_2/sim/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7896d 16h /pci/tags/rel_2/sim/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7896d 18h /pci/tags/rel_2/sim/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7936d 00h /pci/tags/rel_2/sim/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7938d 17h /pci/tags/rel_2/sim/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7944d 23h /pci/tags/rel_2/sim/
42 Removed out of date files mihad 7956d 23h /pci/tags/rel_2/sim/
30 Example of PCI testbench log file mihad 8116d 22h /pci/tags/rel_2/sim/
27 Modified testbench and fixed some bugs mihad 8119d 16h /pci/tags/rel_2/sim/
26 Modified testbench and fixed some bugs mihad 8119d 17h /pci/tags/rel_2/sim/
22 Added short description for simulation running mihad 8137d 18h /pci/tags/rel_2/sim/
20 *** empty log message *** mihad 8137d 18h /pci/tags/rel_2/sim/
17 *** empty log message *** mihad 8137d 20h /pci/tags/rel_2/sim/
16 Import of various scripts for simulation running mihad 8137d 20h /pci/tags/rel_2/sim/
3 New project directory structure mihad 8259d 18h /pci/tags/rel_2/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.