OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] - Rev 154

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5539d 11h /pci/tags/rel_3/rtl/
74 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7779d 04h /pci/tags/rel_3/rtl/
73 Bug fixes, testcases added. mihad 7779d 04h /pci/tags/rel_3/rtl/
72 *** empty log message *** mihad 7826d 07h /pci/tags/rel_3/rtl/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7833d 23h /pci/tags/rel_3/rtl/
69 Changed BIST signal names etc.. mihad 7871d 07h /pci/tags/rel_3/rtl/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7874d 16h /pci/tags/rel_3/rtl/
67 Changed BIST signals for RAMs. tadejm 7874d 21h /pci/tags/rel_3/rtl/
66 Changed empty status generation in pciw_fifo_control.v mihad 7878d 07h /pci/tags/rel_3/rtl/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7881d 05h /pci/tags/rel_3/rtl/
63 Added additional testcase and changed rst name in BIST to trst mihad 7881d 10h /pci/tags/rel_3/rtl/
62 Added BIST signals for RAMs. mihad 7884d 02h /pci/tags/rel_3/rtl/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7892d 02h /pci/tags/rel_3/rtl/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7892d 04h /pci/tags/rel_3/rtl/
58 Removed all logic from asynchronous reset network mihad 7897d 04h /pci/tags/rel_3/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7897d 10h /pci/tags/rel_3/rtl/
56 Number of state bits define was removed mihad 7898d 01h /pci/tags/rel_3/rtl/
55 Changed state machine encoding to true one-hot mihad 7898d 01h /pci/tags/rel_3/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7931d 06h /pci/tags/rel_3/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7931d 11h /pci/tags/rel_3/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.