OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [wb2hpi/] - Rev 154

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 New directory structure. root 5528d 08h /pci/tags/wb2hpi/
141 This commit was manufactured by cvs2svn to create tag 'wb2hpi'. 7400d 05h /tags/wb2hpi/
140 Update! SPOCI Implemented! mihad 7400d 05h /trunk/
139 Added for SPOCI testing! mihad 7400d 05h /trunk/
138 added test_initial_all_conf_values
mbist_ctrl_i replaced by mbist_en_i		 fr2201 7416d 23h /trunk/
137 def_wb_imagex_addr_map defined correctly fr2201 7427d 07h /trunk/
136 Reset values for PCI, WB defined (PCI_TAx,WB_BAx,WB_TAx,WB_AMx,WB_BAx_MEM_IO) fr2201 7427d 07h /trunk/
132 Compact PCI Hot Swap support added.
New testcases added.
Specification updated.
Test application changed to support WB B3 cycles.		 mihad 7436d 06h /trunk/
131 Moved top.v to bench directory. Removed unneeded meta_flop,
modified files list files accordingly.		 mihad 7440d 04h /trunk/
130 The wbs B3 to B2 translation logic had wrong reset wire connected! mihad 7445d 05h /trunk/
128 Some warning cleanup. simons 7446d 07h /trunk/
126 ifdef - endif statements put in separate lines for flint compatibility. simons 7454d 00h /trunk/
124 Added missing signals to 2 sensitivity lists. Everything works the same as before. tadejm 7492d 07h /trunk/
122 mbist signals updated according to newest convention markom 7499d 08h /trunk/
119 Added support for WB B3. Some testcases were updated. tadejm 7555d 20h /trunk/
118 Some minor changes due to changes in core. tadejm 7555d 20h /trunk/
117 WB Master is now WISHBONE B3 compatible. tadejm 7555d 20h /trunk/
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7555d 20h /trunk/
115 Added signals for WB Master B3. tadejm 7555d 20h /trunk/
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7562d 23h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.