OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 123

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7512d 09h /
122 mbist signals updated according to newest convention markom 7512d 09h /
121 This commit was manufactured by cvs2svn to create tag 'rel_WB_B3'. 7568d 21h /
120 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7568d 21h /
119 Added support for WB B3. Some testcases were updated. tadejm 7568d 21h /
118 Some minor changes due to changes in core. tadejm 7568d 21h /
117 WB Master is now WISHBONE B3 compatible. tadejm 7568d 21h /
116 Corrected bug when writing to FIFO (now it is registered). tadejm 7568d 21h /
115 Added signals for WB Master B3. tadejm 7568d 22h /
114 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7576d 00h /
113 ifdefs moved to thier own lines, this confuses some of the tools. simons 7576d 00h /
112 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7576d 05h /
111 synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated. simons 7576d 05h /
110 Module that converts slave WISHBONE B3 accesses to
WISHBONE B2 accesses with CAB.
mihad 7578d 04h /
109 There was missing path to hdl.var file. tadejm 7582d 02h /
108 Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure. tadejm 7582d 02h /
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7582d 02h /
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7587d 00h /
105 Wrong pci_bridge32.v file included in the project! mihad 7592d 08h /
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7592d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.