OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7771d 19h /
81 Updated synchronization in top level fifo modules. mihad 7771d 19h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7775d 00h /
79 Updated. mihad 7775d 00h /
78 Old files with wrong names removed. mihad 7775d 00h /
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7775d 00h /
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7777d 23h /
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7781d 00h /
74 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7781d 01h /
73 Bug fixes, testcases added. mihad 7781d 01h /
72 *** empty log message *** mihad 7828d 04h /
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7835d 20h /
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7873d 04h /
69 Changed BIST signal names etc.. mihad 7873d 04h /
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7876d 13h /
67 Changed BIST signals for RAMs. tadejm 7876d 18h /
66 Changed empty status generation in pciw_fifo_control.v mihad 7880d 04h /
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7883d 02h /
64 The testcase I just added in previous revision repaired mihad 7883d 05h /
63 Added additional testcase and changed rst name in BIST to trst mihad 7883d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.