OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 Merge branch new-privileged-isa (r48-r57) into trunk

This adds support for the newly published supervisor extensions
version 1.7. In addition, a processor datasheet has been added
and the timer_clk signal has been properly connected in the
example design and the SoC testbench.		 skordal 3242d 05h /potato/
57 Add processor datasheet skordal 3242d 06h /potato/
56 Remove old and outdated processor manual skordal 3242d 06h /potato/
55 Use timer_clk for the example design and SoC testbench skordal 3242d 07h /potato/
54 Update benchmarks to work with supervisor spec v1.7 skordal 3246d 22h /potato/
53 Upgrade processor core to conform to the supervisor spec v1.7 skordal 3248d 23h /potato/
52 Correct .data section of sw-jal test skordal 3248d 23h /potato/
51 Add scall/ecall, sbreak/ebreak and timer interrupt tests skordal 3248d 23h /potato/
50 Update test environment to the new supervisor ISA skordal 3260d 23h /potato/
49 Correct spelling of "privileged" skordal 3270d 22h /potato/
48 Create branch for upgrading to the new privileged ISA skordal 3270d 22h /potato/
47 Tag version 0.1 of the Potato Processor skordal 3271d 06h /potato/
46 Remove branch: cache-playground skordal 3274d 00h /potato/
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.		 skordal 3274d 00h /potato/
44 Add instruction cache and use the WB adapter as dmem interface skordal 3274d 01h /potato/
43 Improve instruction fetch logic skordal 3274d 01h /potato/
42 Move check for stall from irq_asserted to exception_taken in EX stage skordal 3274d 01h /potato/
41 Make continouous status register reads asynchronous skordal 3274d 01h /potato/
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.		 skordal 3274d 01h /potato/
39 Disable IRQs when handling exceptions skordal 3274d 01h /potato/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.