OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Tag version 0.1 of the Potato Processor skordal 3262d 14h /
46 Remove branch: cache-playground skordal 3265d 08h /
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.		 skordal 3265d 08h /
44 Add instruction cache and use the WB adapter as dmem interface skordal 3265d 08h /
43 Improve instruction fetch logic skordal 3265d 08h /
42 Move check for stall from irq_asserted to exception_taken in EX stage skordal 3265d 08h /
41 Make continouous status register reads asynchronous skordal 3265d 08h /
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.		 skordal 3265d 08h /
39 Disable IRQs when handling exceptions skordal 3265d 08h /
38 Add "Hello World" test application skordal 3265d 09h /
37 Add macro to set the TOHOST register from C code skordal 3265d 09h /
36 Ensure correct read of CSR after stall skordal 3265d 10h /
35 Prevent jumping/branching when stalling skordal 3265d 10h /
34 Prevent flushing the pipeline if it is stalling skordal 3265d 10h /
33 Ensure correct read of CSR after stall skordal 3265d 10h /
32 Prevent jumping/branching when stalling skordal 3268d 07h /
31 Prevent flushing the pipeline if it is stalling skordal 3268d 08h /
30 Add testcase for a combination of instructions that fail when using cache skordal 3270d 12h /
29 Add reset functionality for the WB arbiter state machine skordal 3273d 08h /
28 Add rudimentary User's manual skordal 3279d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.