URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 59

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
59	Remove branch: "new-privileged-isa"	skordal	3234d 12h	/
58	Merge branch new-privileged-isa (r48-r57) into trunk This adds support for the newly published supervisor extensions version 1.7. In addition, a processor datasheet has been added and the timer_clk signal has been properly connected in the example design and the SoC testbench.	skordal	3234d 15h	/
57	Add processor datasheet	skordal	3234d 15h	/
56	Remove old and outdated processor manual	skordal	3234d 16h	/
55	Use timer_clk for the example design and SoC testbench	skordal	3234d 17h	/
54	Update benchmarks to work with supervisor spec v1.7	skordal	3239d 07h	/
53	Upgrade processor core to conform to the supervisor spec v1.7	skordal	3241d 08h	/
52	Correct .data section of sw-jal test	skordal	3241d 08h	/
51	Add scall/ecall, sbreak/ebreak and timer interrupt tests	skordal	3241d 08h	/
50	Update test environment to the new supervisor ISA	skordal	3253d 08h	/
49	Correct spelling of "privileged"	skordal	3263d 08h	/
48	Create branch for upgrading to the new privileged ISA	skordal	3263d 08h	/
47	Tag version 0.1 of the Potato Processor	skordal	3263d 16h	/
46	Remove branch: cache-playground	skordal	3266d 10h	/
45	Merge branch cache-playground (r23-r30 and r34-r44) into trunk This primarily adds the following features the the processor: - A direct-mapped instruction cache with configurable cache line width and number of cache lines. - Various bug fixes for bugs that appeared when the processor could run instructions at full speed but had to stall for data. - A "Hello World" test application.	skordal	3266d 10h	/
44	Add instruction cache and use the WB adapter as dmem interface	skordal	3266d 10h	/
43	Improve instruction fetch logic	skordal	3266d 10h	/
42	Move check for stall from irq_asserted to exception_taken in EX stage	skordal	3266d 10h	/
41	Make continouous status register reads asynchronous	skordal	3266d 10h	/
40	Reduce example design clock frequency to 50 MHz - Also includes a minor change to make the address decoder/interconnect work better with burst transfers.	skordal	3266d 10h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories potato

[/] - Rev 59

Filtering Options