URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] - Rev 41

Rev	Log message	Author	Age	Path
21	- config processor mode on reset - D flag flags extended precision for add/sub - added software interrupt call facility - unimplmented opcode vectoring - bus error signal support - merge load states to reduce core size - zero out ir during interrupt	robfinch	3897d 16h	/
20	- greater separation of emulation and native mode in source code - fix instruction buffer fetch for non-cached accesses - fix the sta (d),y instruction	robfinch	3898d 22h	/
19	- added multibit shifts - added eight bit CMP instruction	robfinch	3899d 21h	/
18	- added shift instruction to assembler - fixed acouple of minor bugs	robfinch	3899d 21h	/
17	- updated docs	robfinch	3899d 21h	/
16	- tiny basic	robfinch	3900d 21h	/
15	- updates to assembler - interrupt support in bootrom.asm -	robfinch	3900d 21h	/
14	- updated docs	robfinch	3900d 21h	/
13	- fix overflow in immediate mode - fix bit instruction N,V setting - add vector base register, modified interrupt vectoring	robfinch	3900d 21h	/
12	- added LFSR and TICK count special registers - added MUL/DIV/MOD instructions	robfinch	3901d 21h	/