OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] - Rev 114

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 Change ownership albert.watson 2286d 03h /s1_core/trunk/
113 S1_Core: Attempt to merge some long time changes Fab had on his backups. albert.watson 2593d 00h /s1_core/trunk/
112 Slightly improved version of boot code as outlined by Emanuele Luzzu. albert.watson 4271d 17h /s1_core/trunk/
111 albert.watson 4385d 21h /s1_core/trunk/
110 Reduced the number of scripts, just one for sim and one for synth. albert.watson 4385d 21h /s1_core/trunk/
109 Started working on scripts. albert.watson 4385d 23h /s1_core/trunk/
108 Added 'trunk' to S1 root dir fafa1971 5503d 05h /s1_core/trunk/
105 New directory structure. root 5573d 06h /s1_core/trunk/
104 File no longer in use fafa1971 5670d 01h /trunk/
103 Changed almost everything to make our boot code work. fafa1971 5670d 03h /trunk/
102 This version correctly initializes the SPARC Core and then jumps at address 0x144000 on Bank 0. fafa1971 5670d 18h /trunk/
101 Should assign all the 4 bits of completion signal the same value. fafa1971 5675d 00h /trunk/
100 SPU removed by hand. fafa1971 5675d 00h /trunk/
99 This bridge follows the rules stated in paragraph 6.8 of book "OpenSPARC Internals"
in order to stall all the threads while serving a single request.
fafa1971 5675d 17h /trunk/
98 Added stall/resume signals from bridge to SPARC Core. fafa1971 5675d 18h /trunk/
97 Changed hack to insert stall signal into the core (following OpenSPARC Internals book) fafa1971 5675d 18h /trunk/
96 File lists with updated SPARC Core code. fafa1971 5690d 23h /trunk/
95 Files from OpenSPARCT1.1.6 with the SPU instance removed from the sparc.v top-level. fafa1971 5690d 23h /trunk/
94 Removed files with dependencies from the SPU. fafa1971 5690d 23h /trunk/
93 Now uses a local version of sparc.v with SPU instance removed by hand. fafa1971 5690d 23h /trunk/
92 Added top-level of SPARC Core with SPU section removed (will be copied by update_sparccore). fafa1971 5690d 23h /trunk/
91 Filelists updated according to preprocessed files from OpenSPARC T1 1.6 fafa1971 5794d 17h /trunk/
90 Added newer files from OpenSPARC T1 1.6 preprocessed with "update_sparccore -ee" fafa1971 5794d 17h /trunk/
89 Removed files originated from OpenSPARC T1 Design 1.5 preprocessed with "update_sparccore -me" fafa1971 5794d 17h /trunk/
88 After one year found time to translate Giovanni Di Blasi's comments to boot code! fafa1971 5796d 19h /trunk/
87 Corrected comment delimiter. fafa1971 5923d 05h /trunk/
86 Added 'lain.ux'-style checks for environment vars to be set (I lost data as well!!!). fafa1971 5936d 00h /trunk/
85 GREAT synthesis script!!! Performs all bottom-up synthesis without errors. fafa1971 5938d 02h /trunk/
84 Again, used module names instead than instance names in bottom-up synthesis approach. fafa1971 5938d 04h /trunk/
83 Decreased clock frequency from 250 to 200 MHz. fafa1971 5945d 00h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.