OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [rtl/] [toplevel.v] - Rev 51

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Latest RTL changes, adding 20 cycles/instruction to CPU dgisselq 2530d 02h /s6soc/trunk/rtl/toplevel.v
46 Added missing files from the 8b branch, deleted unneeded files dgisselq 2549d 02h /s6soc/trunk/rtl/toplevel.v
31 Fixed a bug caught by Verilator. dgisselq 2847d 15h /s6soc/trunk/rtl/toplevel.v
13 Fixed a nasty parameter problem between toplevel and txuart. The UART
transmitter now both works (again), and properly generates the required
interrupts. This also finishes the fixes to the alternate toplevel file,
alttop.v, that should've been fixed in the last release.
dgisselq 2861d 19h /s6soc/trunk/rtl/toplevel.v
12 The UART and PWM audio now work. This includes the changes to make that
happen, as well as the source code for some UART and PWM demo programs.
dgisselq 2862d 17h /s6soc/trunk/rtl/toplevel.v
4 Lots of updates, as part of actually making this work on hardware. Not there
yet, so this is still pre-alpha.
dgisselq 2890d 01h /s6soc/trunk/rtl/toplevel.v
2 The initial check in--all the files that will make this SoC work. dgisselq 2900d 20h /s6soc/trunk/rtl/toplevel.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.