OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [host/] - Rev 52

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Latest S/W changes to both the host and ZipOS software dgisselq 2677d 08h /s6soc/trunk/sw/host/
48 Added missing sw/host and sw/zipos files dgisselq 2696d 08h /s6soc/trunk/sw/host/
45 S6SoC 8-bit support dgisselq 2696d 09h /s6soc/trunk/sw/host/
38 Updated the documentation. dgisselq 2991d 23h /s6soc/trunk/sw/host/
26 Modified to be able to handle different load from virtual addresses. This
enables the bootloader capability.		 dgisselq 2999d 09h /s6soc/trunk/sw/host/
19 Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of
debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle
loading ELF files where the code is longer than a single block.		 dgisselq 3003d 08h /s6soc/trunk/sw/host/
14 Modified the loader so that it will load even if there are RAM variables
in the load, just as long as they aren't anything but zero. (The startup code,
however, doesn't clear memory to match--so be sure to initialize all variables.)		 dgisselq 3009d 01h /s6soc/trunk/sw/host/
12 The UART and PWM audio now work. This includes the changes to make that
happen, as well as the source code for some UART and PWM demo programs.		 dgisselq 3009d 23h /s6soc/trunk/sw/host/
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.		 dgisselq 3010d 21h /s6soc/trunk/sw/host/
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.		 dgisselq 3015d 22h /s6soc/trunk/sw/host/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.