OpenCores
URL https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk

Subversion Repositories sdcard_mass_storage_controller

[/] [sdcard_mass_storage_controller/] [trunk/] [sim/] [rtl_sim/] - Rev 137

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
137 Ram image for the sd-card, contating part of a FAT16 filesystem. tac2 4964d 08h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
136 Updated.
1. SD-model uppdated.
2. Data transaction completion only when BD que is empty
3. Card detect with debounce added to Normal_isr register bit, [1][2]
4. Reset logic change, should be synthesizable in altera and xilinx devices, without need of modifications
tac2 4964d 08h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
132 tac2 5154d 07h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
131 tac2 5154d 07h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
130 tac2 5154d 08h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
129 tac2 5154d 09h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
128 tac2 5154d 11h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
127 tac2 5154d 11h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
126 tac2 5154d 23h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
99 tac2 5494d 10h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
84 tac2 5498d 22h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
83 tac2 5498d 22h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/
2 tac2 5521d 12h /sdcard_mass_storage_controller/trunk/sim/rtl_sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.