OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 8 Bit SDRAM Support is added dinesha 4523d 15h /
15 Port cleanup dinesha 4526d 15h /
14 Unnecessary device config are removed dinesha 4526d 15h /
13 column bit are made progrmmable dinesha 4526d 16h /
12 Column Bits are made programmable dinesha 4526d 16h /
11 SDRAM Specification document added into SVN dinesha 4529d 16h /
10 Waveform files are added into SVN dinesha 4529d 17h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4530d 16h /
8 test bench files are added into SVN dinesha 4530d 16h /
7 SDRAM Memory Models are added into SVN dinesha 4530d 16h /
6 Golden Log files are added into SVN dinesha 4530d 16h /
5 Run files are updated into SVN dinesha 4530d 17h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4531d 14h /
3 SDRAM controller core files are checked in dinesha 4538d 00h /
2 dinesha 4540d 16h /
1 The project and the structure was created root 4544d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.