OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4478d 11h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4479d 09h /
26 invalid log files are removed dinesha 4479d 10h /
25 tb.sv is renamed as tb_top dinesha 4479d 10h /
24 Clean Up dinesha 4479d 10h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4480d 15h /
22 Pad sdram clock added dinesha 4480d 15h /
21 Clean up dinesha 4480d 15h /
20 8 Bit SDARM support is added dinesha 4482d 10h /
19 8 Bit SDRAM Support added dinesha 4482d 10h /
18 8 Bit SDRAM Support is added dinesha 4482d 10h /
17 micron 8 bit memory models are added into svn dinesha 4482d 10h /
16 8 Bit SDRAM Support is added dinesha 4482d 10h /
15 Port cleanup dinesha 4485d 11h /
14 Unnecessary device config are removed dinesha 4485d 11h /
13 column bit are made progrmmable dinesha 4485d 11h /
12 Column Bits are made programmable dinesha 4485d 11h /
11 SDRAM Specification document added into SVN dinesha 4488d 12h /
10 Waveform files are added into SVN dinesha 4488d 12h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4489d 12h /
8 test bench files are added into SVN dinesha 4489d 12h /
7 SDRAM Memory Models are added into SVN dinesha 4489d 12h /
6 Golden Log files are added into SVN dinesha 4489d 12h /
5 Run files are updated into SVN dinesha 4489d 12h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4490d 09h /
3 SDRAM controller core files are checked in dinesha 4496d 19h /
2 dinesha 4499d 11h /
1 The project and the structure was created root 4503d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.