Subversion Repositories sdr_ctrl

[/] - Rev 40


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4262d 15h /
39 Test Bench upgradation with bigger data burst size dinesha 4262d 15h /
38 Port Name clean up dinesha 4263d 20h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4263d 22h /
36 Clean up dinesha 4264d 13h /
35 Updated the New Documents - ver 0.1 dinesha 4264d 15h /
34 Removed the older version dinesha 4264d 15h /
33 clean up dinesha 4264d 15h /
32 Debug is enable through +define dinesha 4266d 14h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4266d 14h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4266d 14h /
29 SDRAM top and core related run file list are added into svn dinesha 4266d 14h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4266d 14h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4267d 12h /
26 invalid log files are removed dinesha 4267d 13h /
25 is renamed as tb_top dinesha 4267d 13h /
24 Clean Up dinesha 4267d 13h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4268d 18h /
22 Pad sdram clock added dinesha 4268d 18h /
21 Clean up dinesha 4268d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.