OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Documentation update for request control and transfer control block dinesha 4472d 19h /
51 FPGA relating timing optimisation done dinesha 4472d 19h /
50 Bug fix the request length is fixe dinesha 4474d 23h /
49 clean up dinesha 4475d 22h /
48 top-level cleanup dinesha 4475d 22h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4475d 22h /
46 test bench upgrade + rtl cleanup dinesha 4477d 23h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4478d 03h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4480d 01h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4480d 03h /
42 Bug fix in read access is fixed dinesha 4480d 03h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4480d 05h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4480d 22h /
39 Test Bench upgradation with bigger data burst size dinesha 4480d 22h /
38 Port Name clean up dinesha 4482d 03h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4482d 05h /
36 Clean up dinesha 4482d 19h /
35 Updated the New Documents - ver 0.1 dinesha 4482d 21h /
34 Removed the older version dinesha 4482d 21h /
33 clean up dinesha 4482d 22h /
32 Debug is enable through +define dinesha 4484d 20h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4484d 20h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4484d 21h /
29 SDRAM top and core related run file list are added into svn dinesha 4484d 21h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4484d 21h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4485d 19h /
26 invalid log files are removed dinesha 4485d 19h /
25 tb.sv is renamed as tb_top dinesha 4485d 19h /
24 Clean Up dinesha 4485d 19h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4487d 00h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.