OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 68

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4043d 01h /
67 time scale removed dinesha 4113d 00h /
66 dwm tw, bl paramter are passed on the wb2sdrc module dinesha 4361d 01h /
65 Updated Log file with CAS latency support 4,5 dinesha 4361d 08h /
64 CAS Latency support added for 4,5 dinesha 4361d 08h /
63 FPGA Bench mark results are added dinesha 4480d 07h /
62 Synthesis constraint for simplify dinesha 4480d 08h /
61 RTL file list are added into SVN dinesha 4480d 08h /
60 warning cleanup dinesha 4480d 08h /
59 Control path request and data are register now for better FPGA timing dinesha 4480d 08h /
58 Read Data is register on RD_FAST=0 case dinesha 4480d 08h /
57 Synthesis constraints are added dinesha 4480d 23h /
56 FPGA Synth optimisation dinesha 4481d 00h /
55 FPGA Synthesis timing optimisation dinesha 4481d 00h /
54 FPGA Timing Optimisation dinesha 4483d 22h /
53 Test bench upgradation dinesha 4484d 22h /
52 Documentation update for request control and transfer control block dinesha 4484d 22h /
51 FPGA relating timing optimisation done dinesha 4484d 23h /
50 Bug fix the request length is fixe dinesha 4487d 02h /
49 clean up dinesha 4488d 01h /
48 top-level cleanup dinesha 4488d 02h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4488d 02h /
46 test bench upgrade + rtl cleanup dinesha 4490d 02h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4490d 07h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4492d 05h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4492d 06h /
42 Bug fix in read access is fixed dinesha 4492d 07h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4492d 08h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4493d 01h /
39 Test Bench upgradation with bigger data burst size dinesha 4493d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.