OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4018d 17h /
67 time scale removed dinesha 4088d 15h /
66 dwm tw, bl paramter are passed on the wb2sdrc module dinesha 4336d 16h /
65 Updated Log file with CAS latency support 4,5 dinesha 4337d 00h /
64 CAS Latency support added for 4,5 dinesha 4337d 00h /
63 FPGA Bench mark results are added dinesha 4455d 23h /
62 Synthesis constraint for simplify dinesha 4455d 23h /
61 RTL file list are added into SVN dinesha 4456d 00h /
60 warning cleanup dinesha 4456d 00h /
59 Control path request and data are register now for better FPGA timing dinesha 4456d 00h /
58 Read Data is register on RD_FAST=0 case dinesha 4456d 00h /
57 Synthesis constraints are added dinesha 4456d 15h /
56 FPGA Synth optimisation dinesha 4456d 16h /
55 FPGA Synthesis timing optimisation dinesha 4456d 16h /
54 FPGA Timing Optimisation dinesha 4459d 14h /
53 Test bench upgradation dinesha 4460d 14h /
52 Documentation update for request control and transfer control block dinesha 4460d 14h /
51 FPGA relating timing optimisation done dinesha 4460d 14h /
50 Bug fix the request length is fixe dinesha 4462d 18h /
49 clean up dinesha 4463d 17h /
48 top-level cleanup dinesha 4463d 17h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4463d 17h /
46 test bench upgrade + rtl cleanup dinesha 4465d 18h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4465d 22h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4467d 20h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4467d 22h /
42 Bug fix in read access is fixed dinesha 4467d 22h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4468d 00h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4468d 17h /
39 Test Bench upgradation with bigger data burst size dinesha 4468d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.