OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] - Rev 73

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 sdram bug in FPGA mode + 8/16 bit address map fix dinesha 307d 15h /sdr_ctrl/
72 Command Clean up for model-sim mode dinesha 3300d 23h /sdr_ctrl/
71 Warning cleanup dinesha 3352d 15h /sdr_ctrl/
70 Warning Cleanup dinesha 3352d 15h /sdr_ctrl/
69 SDRAM address bit increased from 12 bit to 13 bit dinesha 3352d 17h /sdr_ctrl/
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 3352d 17h /sdr_ctrl/
67 time scale removed dinesha 3422d 15h /sdr_ctrl/
66 dwm tw, bl paramter are passed on the wb2sdrc module dinesha 3670d 16h /sdr_ctrl/
65 Updated Log file with CAS latency support 4,5 dinesha 3671d 00h /sdr_ctrl/
64 CAS Latency support added for 4,5 dinesha 3671d 00h /sdr_ctrl/
63 FPGA Bench mark results are added dinesha 3789d 23h /sdr_ctrl/
62 Synthesis constraint for simplify dinesha 3789d 23h /sdr_ctrl/
61 RTL file list are added into SVN dinesha 3789d 23h /sdr_ctrl/
60 warning cleanup dinesha 3790d 00h /sdr_ctrl/
59 Control path request and data are register now for better FPGA timing dinesha 3790d 00h /sdr_ctrl/
58 Read Data is register on RD_FAST=0 case dinesha 3790d 00h /sdr_ctrl/
57 Synthesis constraints are added dinesha 3790d 14h /sdr_ctrl/
56 FPGA Synth optimisation dinesha 3790d 15h /sdr_ctrl/
55 FPGA Synthesis timing optimisation dinesha 3790d 15h /sdr_ctrl/
54 FPGA Timing Optimisation dinesha 3793d 13h /sdr_ctrl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.