OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4494d 03h /sdr_ctrl/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4494d 05h /sdr_ctrl/
42 Bug fix in read access is fixed dinesha 4494d 05h /sdr_ctrl/
41 Updated Spec ver 0.1 is added back to svn dinesha 4494d 07h /sdr_ctrl/
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4495d 00h /sdr_ctrl/
39 Test Bench upgradation with bigger data burst size dinesha 4495d 00h /sdr_ctrl/
38 Port Name clean up dinesha 4496d 05h /sdr_ctrl/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4496d 07h /sdr_ctrl/
36 Clean up dinesha 4496d 21h /sdr_ctrl/
35 Updated the New Documents - ver 0.1 dinesha 4496d 23h /sdr_ctrl/
34 Removed the older version dinesha 4496d 23h /sdr_ctrl/
33 clean up dinesha 4497d 00h /sdr_ctrl/
32 Debug is enable through +define dinesha 4498d 22h /sdr_ctrl/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4498d 22h /sdr_ctrl/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4498d 23h /sdr_ctrl/
29 SDRAM top and core related run file list are added into svn dinesha 4498d 23h /sdr_ctrl/
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4498d 23h /sdr_ctrl/
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4499d 21h /sdr_ctrl/
26 invalid log files are removed dinesha 4499d 21h /sdr_ctrl/
25 tb.sv is renamed as tb_top dinesha 4499d 21h /sdr_ctrl/
24 Clean Up dinesha 4499d 21h /sdr_ctrl/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4501d 02h /sdr_ctrl/
22 Pad sdram clock added dinesha 4501d 02h /sdr_ctrl/
21 Clean up dinesha 4501d 03h /sdr_ctrl/
20 8 Bit SDARM support is added dinesha 4502d 21h /sdr_ctrl/
19 8 Bit SDRAM Support added dinesha 4502d 21h /sdr_ctrl/
18 8 Bit SDRAM Support is added dinesha 4502d 21h /sdr_ctrl/
17 micron 8 bit memory models are added into svn dinesha 4502d 21h /sdr_ctrl/
16 8 Bit SDRAM Support is added dinesha 4502d 21h /sdr_ctrl/
15 Port cleanup dinesha 4505d 22h /sdr_ctrl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.