OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Warning Cleanup dinesha 4065d 02h /sdr_ctrl/
69 SDRAM address bit increased from 12 bit to 13 bit dinesha 4065d 03h /sdr_ctrl/
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4065d 03h /sdr_ctrl/
67 time scale removed dinesha 4135d 01h /sdr_ctrl/
66 dwm tw, bl paramter are passed on the wb2sdrc module dinesha 4383d 02h /sdr_ctrl/
65 Updated Log file with CAS latency support 4,5 dinesha 4383d 10h /sdr_ctrl/
64 CAS Latency support added for 4,5 dinesha 4383d 10h /sdr_ctrl/
63 FPGA Bench mark results are added dinesha 4502d 09h /sdr_ctrl/
62 Synthesis constraint for simplify dinesha 4502d 09h /sdr_ctrl/
61 RTL file list are added into SVN dinesha 4502d 10h /sdr_ctrl/
60 warning cleanup dinesha 4502d 10h /sdr_ctrl/
59 Control path request and data are register now for better FPGA timing dinesha 4502d 10h /sdr_ctrl/
58 Read Data is register on RD_FAST=0 case dinesha 4502d 10h /sdr_ctrl/
57 Synthesis constraints are added dinesha 4503d 00h /sdr_ctrl/
56 FPGA Synth optimisation dinesha 4503d 01h /sdr_ctrl/
55 FPGA Synthesis timing optimisation dinesha 4503d 01h /sdr_ctrl/
54 FPGA Timing Optimisation dinesha 4505d 23h /sdr_ctrl/
53 Test bench upgradation dinesha 4506d 23h /sdr_ctrl/
52 Documentation update for request control and transfer control block dinesha 4507d 00h /sdr_ctrl/
51 FPGA relating timing optimisation done dinesha 4507d 00h /sdr_ctrl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.